

# ESD RECORD COPY

RETURN TO  
SCIENTIFIC & TECHNICAL INFORMATION DIVISION  
(ESTI), BUILDING 1211

ESLE

## ESD ACCESSION LIST

ESTI Call No. 63442

Copy No. 1 of 1 cys.

Technical Note

1968-25

Semiconductor Processing  
Applied to Integrated  
Circuit Fabrication

R. A. Cohen  
R.W. Mountain


26 August 1968

Prepared under Electronic Systems Division Contract AF 19(628)-5167 by

Lincoln Laboratory

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

Lexington, Massachusetts



A0679560

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the support of the U.S. Air Force under Contract AF 19(628)-5167.

This report may be reproduced to satisfy needs of U.S. Government agencies.

This document has been approved for public release and sale; its distribution is unlimited.

MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
LINCOLN LABORATORY

SEMICONDUCTOR PROCESSING  
APPLIED TO INTEGRATED CIRCUIT FABRICATION

*R. A. COHEN*  
*R. W. MOUNTAIN*


*Group 73*

TECHNICAL NOTE 1968-25

26 AUGUST 1968

LEXINGTON

MASSACHUSETTS



#### ABSTRACT

This technical note describes the processing steps and technical considerations involved in fabricating bipolar integrated circuits. Basic processes and examples of the use of these to fabricate semiconductor devices are illustrated. A bibliography of basic references to the technology and a short list of current, useful textbooks on the present state of the art are also included.

Accepted for the Air Force  
Franklin C. Hudson  
Chief, Lincoln Laboratory Office

## CONTENTS

Abstract	iii
I. Single-Crystal Material	1
II. Epitaxial Deposition	2
III. Isolation Processes	3
A. Diffusion Isolation	3
B. Dielectric Isolation	3
C. Air Gap Isolation – Beam Leads	4
IV. Oxidation	6
V. Mask Making	6
VI. Photoresist Process	7
VII. Diffusion	8
VIII. Metallization	11
IX. Scribing and Breaking	13
X. Die Assembly	13
A. Die Mounting	13
B. Wire Bonding	14
XI. General	15
XII. Silicon Planar Fabrication Processes	15
A. Diode	15
B. Switching Transistor	16
C. Integrated Circuit	18
References	20
Text Books on Present State of the Art	20

## SEMICONDUCTOR PROCESSING APPLIED TO INTEGRATED CIRCUIT FABRICATION

The semiconductor area in Group 73 is currently under development, and this technical note briefly describes the processing steps and technical considerations involved in fabricating bipolar integrated circuits. The following basic processes are described and comments made on some of the problems associated with each process:

Single-Crystal Material	Photoresist Process
Epitaxial Deposition	Diffusion
Isolation Processes	Metallization
Oxidation	Scribing and Breaking
Mask Making	Die Assembly

The use of these basic processes will be illustrated in the fabrication of a diode, a switching transistor, and an integrated circuit (see Secs. XII-A, -B, and -C, respectively).

### I. SINGLE-CRYSTAL MATERIAL

Single-crystal silicon is the material presently used for integrated circuits. An ingot of chemically purified polycrystalline silicon of 5 to 200 ohms-cm p-type is the usual starting material. This crystal is zone refined, i.e., a molten zone is passed slowly through the ingot from one end to the other. The preference for impurities to be in the liquid rather than in the solid zone results in moving the impurities to the end (tail) of the crystal. This tail is removed and the resistivity of the material is checked for intrinsic resistivity. If this resistivity <100 ohms-cm, the material is zone refined again. Special material has been produced up to 1000 ohms-cm. Samples for lifetime measurements are also taken to insure that compensated doping has not produced an "intrinsic" reading.

Single-crystal silicon of desired resistivity<sup>1,2</sup> is prepared from a zone-refined intrinsic polycrystalline ingot, a measured amount of "p"- or "n"-type dopant, and a low imperfection seed crystal with face cut on the desired crystal plane; the  $\langle 111 \rangle$  plane, which has the greatest density, is the easiest to grow with least chance of polycrystal or twin being formed. A twin is two single crystals growing simultaneously due to (a) imperfections in the boat or seed, (b) mechanical jolting of apparatus, or (c) chemical contamination. The  $\langle 110 \rangle$  plane is the easiest to scribe and break since its cleavage planes are 90° to each other. The  $\langle 100 \rangle$  plane gives rise to the lowest number of "surface states" and is used, for example, in MOS devices. The polycrystalline intrinsic material is melted and impurities (dopant) are added. The seed is melted back and a single-crystal silicon of desired orientation, resistivity (Fig. 1), and type is pulled by the Czochralski process (where the seed is dipped into molten silicon and the crystal slowly pulled out), or the float zone process (where the molten zone traverses the seed and ingot in a manner similar to zone refining).




Fig. 1. Resistivity vs impurity concentration.<sup>1,2</sup> [Copyright, 1962, McGraw-Hill, from Transistor Engineering by Alvin B. Phillips; reprinted by permission.]

The float zone material should give more uniform resistivity due to a constant volume liquid zone, while the Czochralski process involves continual depletion of the liquid and also requires a quartz crucible which results in more oxygen being contained in the crystal. An oriented flat is ground on single-crystal ingot (a) to assist in alignment during subsequent processing, and (b) to make scribing and breaking easier by breaking along crystal planes.

The crystal is then sliced with diamond saws into wafer form 10 to 15 mils thick, and the slices are parallel lapped to eliminate saw marks. Finer and finer lapping compounds are used stepwise to reduce surface damage. The final mirror polish is arrived at by either (a) chemical etching which completely removes surface damage but imparts slight unevenness to the surface which can limit subsequent pattern resolution, (b) mechanical polishing which leaves a very flat but slightly damaged surface, or (c) a combination of both. The slice is now ready for buried layer diffusion and epitaxial deposition processes, if required.

## II. EPITAXIAL DEPOSITION

The single-crystal silicon substrate establishes the crystal orientation of the epitaxial layer. The usual method is the hydrogen reduction of silicon tetrachloride at approximately 1200°C. The previously lapped and polished wafer is subjected to a final surface treatment in the reactor of anhydrous HCl or H<sub>2</sub>O at 1200°C. This removes any remaining surface damage and oxide.

The epitaxial layer is then grown by introducing silicon tetrachloride diluted with H<sub>2</sub> and small amounts of H<sub>2</sub> containing phosphine or diborane. For n- and p-type layers, respectively, a good epitaxial system should be capable of 100-ohm-cm layers. Growth rates vary with time and temperature and are of the order of 1 micron/minute. Cleanliness and reagent purity are most important. Starting materials must be free of imperfections, as this process worsens their



condition. Most layers are in the resistivity range of 0.1 to 10 ohms-cm (Fig. 1) and thickness of 3 to 30 microns. Good control of reagents, gas flow, etc., can result in variations of less than  $\pm 10$  percent across a wafer. Caution must be taken due to the toxic and explosive nature of gases used.

### III. ISOLATION PROCESSES

Some devices in integrated circuits must be electrically isolated from the rest of the circuit. This is accomplished in several ways.

#### A. Diffusion Isolation<sup>3</sup> (Fig. 2)

Isolation is accomplished by diffusing p-type grid into a thin n epi-layer at high temperatures ( $1250^{\circ}\text{C}$ ) for a relatively long time (2 to 4 hours) until it reaches the p-type substrate.




Fig. 2. Diffusion isolation.

#### B. Dielectric Isolation<sup>4</sup> (Fig. 3)

- (1) n on n+ (by buried or epitaxial layer) substrate is oxidized.
- (2) The oxide is etched except where isolated islands of silicon are required.
- (3) The silicon substrate is etched to form a moat around the islands.
- (4) The silicon is reoxidized.
- (5) Polycrystalline silicon is deposited to a thickness of several mils.
- (6) The original n-layer is lapped down to the oxide-coated moat and reoxidized.
- (7) The wafer is inverted and we now have a polycrystalline silicon slice with thin n on n+ islands isolated by  $\text{SiO}_2$  tubs. A similar method<sup>5</sup> does not require lapping the device area.




Fig. 3. Dielectric isolation. [Copyright, 1966, Integrated Circuit Engineering Corporation, Phoenix, Arizona, from *Integrated Circuit Engineering*, 4th Edition (Boston Technical Publishers, Inc., Cambridge, Massachusetts); reprinted by permission.]

#### C. Air Gap Isolation — Beam Leads<sup>6</sup> (Fig. 4)

- (1) The wafer is prepared in the normal fashion up to the metallization step.
- (2) Platinum is sputtered and alloyed into the contact windows. The platinum silicide that is formed gives good ohmic contact. The unreacted platinum is removed by back sputtering.
- (3) The oxide is etched, leaving an overhang to prevent shorts from the beams to the substrate.
- (4) Titanium/platinum is sputtered and gold evaporated for conductor paths. By photoresist masking, gold is plated up to 0.3 to 0.5 mil. The photoresist is removed and titanium/platinum are removed by back sputtering. Conductor paths remain where the gold was plated.
- (5) Finally, the slice is thinned down to approximately 1 to 2 mils.
- (6) Isolation paths are lined up for both the front and back of the wafer with a backside or infrared aligner. The silicon is etched away leaving desired areas isolated by air, each isolated area held together with gold beams. Some beams are allowed to overhang the die for external connections.

3-73-2275




Fig. 4. Air gap isolation (beam lead).




Fig. 5. Oxidation of silicon in dry oxygen.<sup>7</sup>  
[Copyright, 1965, McGraw-Hill; reprinted by permission.\*]




Fig. 6. Oxidation of silicon in steam.<sup>7</sup>  
[Copyright, 1965, McGraw-Hill; reprinted by permission.\*]

#### IV. OXIDATION

The planar process owes its existence to the fact that silicon dioxide exhibits the following properties:

- The oxide mask is an effective mask against boron and phosphorus.
- The oxide passivates the surface of silicon protecting the junction.
- The oxide is a good dielectric.
- The oxide may be etched with good resolution.
- The oxide forms a uniform, controlled thickness on the silicon with similar thermal expansion properties.

Oxidation is performed in an open-tube furnace at 900° to 1250°C by passing pure oxygen gas in a dry or wet<sup>7</sup> state over the silicon surface. Layers from a few hundred to several thousand angstroms can be grown in a reasonable amount of time, although dry oxygen is considerably slower than wet oxygen (Figs. 5 and 6). About 40 percent of the oxide layer is below the original silicon surface. The dry oxide is particularly useful for high-voltage and MOS devices due to its low surface state density. Dopants can diffuse laterally under SiO<sub>2</sub> (approximately 83 percent of the diffusion depth), resulting in the p-n junction being under a passivated surface.

#### V. MASK MAKING

The design and layout of masks are necessary for each major step. Each mask has a specific function in the fabrication of an integrated circuit. An example of masking follows for the p-type integrated circuit substrate.

Mask 1. Buried Layer:— Used to define an n<sup>+</sup> region for the reduction of collector series resistance, and applied prior to the epitaxial deposition.

Mask 2. Isolation Diffusion:— Defines separate n-type islands in the epitaxial layer. The islands are isolated by reverse-bias p-n junction.

\* From Integrated Circuits, Raymond M. Warner, Jr., Editor.

Mask 3. Base Diffusion:- Defines a base region of a transistor and the area for the diodes, resistors, and capacitors.

Mask 4. Emitter Diffusion:- Defines an emitter region for transistors, crossovers, and n+ collector contact areas.

Mask 5. Contact:- Defines metallization areas for ohmic contact.

Mask 6. Metallization:- Defines interconnecting conductor pattern, bonding pads, and ohmic contacts to circuit elements.

Patterns are drawn to large scale and reproduced by cutting rubylith material which is then photographically reduced twice; the second reduction is by a step-and-repeat process to form a master mask. At this point, desired copies are printed. Another method employs a fly's eye camera which performs reduction and repeating concurrently. However, resolution tends to fall off near the edge of the pattern. Computer programming is also presently being employed to provide a paper tape to operate a pattern generator which produces a finished mask. Masks are usually made of an emulsion on glass which is subject to scratching and tearing when in contact with wafers and must be regularly replaced. Also available are chromium masks which are more expensive but last much longer in production. Resolution is claimed to be better since the thickness of the chromium layer is less than that of the emulsion. Considerable research is being done on the utilization of electron-beam technology to make masks and also to expose photoresist patterns directly without use of masks. Resolution of 0.1 micron is possible with electron-beam processing.

## VI. PHOTORESIST PROCESS<sup>8</sup>

The oxide-coated wafer is placed on the vacuum chuck of the photoresist spinner. The photoresist, usually diluted and filtered, is dropped on the wafer providing a complete coating. Excess photoresist film is thrown off by spinning the wafer at several thousand rpm for 5 to 30 sec. Coating thickness is determined by the rise time of the motor, spinning speed, time of spinning, and viscosity of photoresist which is affected by temperature and dilution. The coating is dried at approximately 100°C for one-half hour to remove solvents. The appropriate pattern is now printed on the wafer by aligning the coated wafer with appropriate masks in an alignment machine equipped with high-power split-field optics, accurate micrometer stage (1 micron or less) with X, Y, and  $\Theta$  controls, and collimated ultraviolet light source. After alignment is made, the wafer is lifted into direct contact with the mask and exposed to ultraviolet light. Then, the wafer is removed and the unexposed resist developed out with an appropriate solvent. The wafer is now baked at a higher temperature (180°C) so that it will resist the etching process. A buffered HF solution is used to etch windows in the exposed  $\text{SiO}_2$ . After etching, the remaining acid is rinsed away and the resist is removed by a hot fuming sulfuric acid bath or by commercial resist removers, such as J-100. The wafer is then rinsed in running distilled deionized water, dried, and made ready for the next diffusion cycle. Note that the adhesion of the resist is affected by many variables, such as humidity, composition of the oxide, surface treatment of the wafer before the application of the resist, time in the acid, composition of the acid, focusing of ultraviolet light, distance between the mask and the wafer during exposure, and thickness of the resist and emulsion. Resolution is principally determined by the resolution of the mask, nature and thickness of the resist, mask emulsion and oxide, and flatness of the wafer.



## VII. DIFFUSION

Diffusion<sup>9</sup> is a process of incorporating impurity atoms (dopant) into single-crystal silicon. By controlling conditions carefully, one can obtain various surface concentrations, depths, and profiles of p-n junctions. This profile depends upon the following:

- Level and distribution of dopant.
- Time and temperature of deposition and diffusion.
- Diffusion coefficient, solid solubility, and other characteristics of the dopants.
- Amount and form of dopant.

There are two general types of diffusion profiles.

- Error function (Fig. 7). Here, the unlimited dopant source is continually diffused into the semiconductor, and the surface concentration approaches the maximum solid solubility. It is used where high surface concentration is required, such as emitters and contacts. This profile can be approximated mathematically as

$$N(x, t) = N_o \operatorname{erfc} \frac{x}{\sqrt{4Dt}}$$

where

$N$  = impurity atom concentration at the junction,

$N_o$  = impurity atom concentration at the surface,

$x$  = junction depth (cm),

$D$  = diffusion coefficient ( $\text{cm}^2/\text{sec}$ ),

$t$  = diffusion time (sec).

- Gaussian (Fig. 8). Here, a short low-temperature diffusion (called deposition) is performed on the semiconductor. The dopant source is removed and the diffusion is carried out at a higher temperature, redistributing the available dopant. It is used where low surface concentration (base regions) and high-resistivity layers (resistors) are desired. This profile can be approximated mathematically as

$$N(x, t) = N_o e^{-\frac{x^2}{4Dt}}$$




Fig. 7. Complementary error function diffusion profile. [Copyright, 1965, McGraw-Hill; reprinted by permission.\*]




Fig. 8. Gaussian diffusion profile. [Copyright, 1965, McGraw-Hill; reprinted by permission.\*]

\* From Integrated Circuits, Raymond M. Warner, Jr., Editor.




Fig. 9. Solid solubility of impurity elements in silicon.<sup>10</sup> [Copyright, 1960, The American Telephone and Telegraph Co., reprinted by permission.]

Each dopant material has individual characteristics, such as type (p or n) solid solubility<sup>10</sup> (Fig. 9) (maximum surface concentration), and diffusion coefficient<sup>11</sup> (Fig. 10) (rate of diffusion vs temperature). Special characteristics are noted also; for example – phosphorus is affected easily by moisture, and gold is a very fast diffuser and lowers the lifetime of silicon significantly.






Fig. 10. Diffusion coefficients of impurities in silicon.<sup>11</sup> [Copyright, 1962, McGraw-Hill, from Transistor Engineering by Alvin B. Phillips; reprinted by permission.]



(a)



(b)

Fig. 11(a-b). Effective conductivity of diffused layers.<sup>12</sup>  
[Copyright, 1962, The American Telephone and Telegraph Co., reprinted by permission.]



Diffusion processing is considered "black magic" in many ways. Several entirely different systems can give identical electrical results; contrastingly, several seemingly similar systems can give different results. Although there are many diffusion systems, the one overwhelmingly used is the open-tube process. Here, the source (dopant) as a gas, liquid, or solid at room temperature or elevated temperature is flowed over the silicon wafer at 900° to 1250°C by a carrier gas, usually N<sub>2</sub> and/or O<sub>2</sub>. Time, temperature, complementary error function or Gaussian conditions, and oxidizing or nonoxidizing ambient conditions determine the surface concentration, junction depth, and profile or gradient of the resulting diffusion. The effect of diffusing into a previously diffused wafer must be taken into consideration when selecting dopant, time, temperature, and other conditions in order to obtain a proper relationship of p-n junctions to each other (base width, concentration gradient). This relationship determines resulting electrical parameters (e. g., Beta, storage time) of semiconductor devices as much as initial device design (geometry of masks). Cleanliness is extremely important here, particularly in equipment, chemicals, wafers, and gas supply. Most of the gases used are toxic and must be handled with care. Several of the more important variables are:


- (a) Time and temperature of diffusion (less than ±0.5°C temperature variation over the flat zone length is required).
- (b) Control of amount, source, vapor pressure, and purity of dopants. (Dopants must be kept separate and prevented from intermixing with each other.)
- (c) Uniform flow of dopant around wafer.
- (d) Cleanliness. (Elimination of undesirable secondary sources, and effects.)

Evaluation of the diffusion requires electrical test equipment with a prober, a resistivity kit, bevel and stain facilities, and a microscope to determine surface concentrations, junction depths, and surface conditions. Irvin's curves<sup>12</sup> [Figs. 11(a) and (b)] and those of Lawrence and Warner<sup>13</sup> [Figs. 12(a) and (b)] are used to determine the electrical parameters of diffused layers from the above test data.


## VIII. METALLIZATION

Aluminum (Al) is the most commonly used metallization for integrated circuits because it forms an ohmic contact with p-type and heavily doped n-type silicon, adheres strongly to silicon and silicon dioxide, and is a good conductor. However, if gold (Au) wire is used for bonding, there is a possibility of a brittle Au-Al compound (purple plague) being formed at high temperatures. If Al wire is used, it must be bonded to Au-plated posts where plague is less likely. Au metallization can be used to eliminate this problem. However, Au does not adhere to SiO<sub>2</sub>; thus, Cr, Mo, and Ti are used with Au. However, these metals do not make as good an ohmic contact as Al. In the beam lead process, the metallization system is more complex. Platinum is used to form platinum silicide (for ohmic contact) with silicon, titanium for forming bonds to SiO<sub>2</sub>, and gold to conduct and serve as a bonding "wire" and to hold isolation regions together. The resulting Au-Au bonded system gives the best bond possible.

Ultra-pure metals are evaporated from tungsten coils in standard oil diffusion pump evaporators in a vacuum of at least 10<sup>-6</sup> mmHg using a liquid nitrogen cold trap. If further cleanliness is necessary, such as for MOS devices, an oil-free vacuum system incorporating cryogenic



(a)



(b)

Fig. 12(a-b). Graded junction curves.<sup>13</sup> [Copyright, 1962, McGraw-Hill, from Transistor Engineering by Alvin B. Phillips; reprinted by permission.]

absorption pumps and titanium chemical pumps can be used in conjunction with electron beam gun evaporation from a cooled crucible. In either case, equipment and material cleanliness are absolutely necessary here. The usual vacuum technology procedures apply. Some of the variables encountered are:

- (a) Cleanliness of the metal substrate, the interior of the vacuum chamber, and the bell jar
- (b) Substrate temperature control
- (c) Amounts evaporated
- (d) Time of evaporation
- (e) Shutter variables
- (f) Vacuum level employed
- (g) Positioning accuracy.

These variables can affect the film's adhesion, thickness and uniformity (shadowing), electrical characteristics (resistance), and may subsequently affect bonding and reliability. The conductor pattern is then made using standard photoresist techniques and applicable etch methods. Sputtering and plating are two other techniques used less frequently for metallization.

To insure proper ohmic contact, the wafer is generally alloyed or sintered at or near the eutectic point for a few moments in an inert or reducing atmosphere. Up to this point, the wafer has been carried through the process at 5 to 8 mils thick to reduce breakage. Here, the wafer is thinned down to approximately 4 mils and a gold evaporation is performed as an aid to eutectic die mounting. All the devices on the wafer are electrically checked at this point, and bad ones are inked out. This is usually an automatic or semiautomatic operation.

#### IX. SCRIBING AND BREAKING

Utmost care must be taken to scribe, especially in the case of dice <20 mils square. The ratio of edge to thickness is reduced drastically as the die size gets smaller and the yield is reduced. Most slices are made with no oxide on the edge of the cell pattern, leaving a gridwork of bare silicon 2 to 4 mils wide. The diamond scribe point should ride in this area as it is difficult for the scribe point to penetrate the oxide area. Automatic machines are available for this step, but much is left to the operator in determining diamond tip quality, pressure, angle, and tracking. Machines exist for breaking, but, in many cases, the slice is rolled over small-diameter steel rods and is usually mounted in wax or ice to improve breaking characteristics. At present, there is no uniform practice for breaking. Essentially, the larger and thinner the die, the easier it breaks. The devices which are not inked out in prior test are selected, visually inspected, and sent on to final assembly.

#### X. DIE ASSEMBLY

##### A. Die Mounting

The principal method used for die attachment is eutectic die bonding; this involves mounting a gold or n- or p-type doped gold-backed die with or without a corresponding preform onto a gold-plated substrate. The combined assembly is heated to slightly above the melting point of the eutectic mixture<sup>14</sup> of Au/Si (Fig. 13), and the die is scrubbed with tweezers or an ultrasonic fixture. The gold dissolves into the silicon until the composition is that of a gold silicon eutectic mixture, whereupon further dissolution causes freezing if the temperature is maintained constant




Fig. 13. Gold-silicon phase diagram.<sup>14</sup> [Copyright, 1966, Integrated Circuit Engineering Corporation, Phoenix, Arizona, from *Integrated Circuit Engineering*, 4th Edition (Boston Technical Publishers, Inc., Cambridge, Massachusetts); reprinted by permission.]

and bonding is effected. The operation is usually performed on special die bonding equipment on a hot stage in an inert atmosphere. By using different composition preforms, varied bonding temperatures can be used.

For especially good ohmic contact, in the case of power transistors for example, the back of the die has a nickel evaporation or plating and a solder preform is used which melts and attaches to nickel but does not form an eutectic mixture. To freeze this, one must cool to below the freezing point of the solder.

#### B. Wire Bonding

Aluminum or gold wires are most frequently used for semiconductor work. Special equipment capable of handling wire as small as 0.5 mil in diameter is used which can locate the wire on an area as small as 1 square mil. The substrate containing the mounted die is heated in an inert atmosphere and the wire is bonded by one of the following methods.

##### 1. Thermal Compression

###### a. Wedge Bonding

The wire is positioned on the pad and a heated tungsten carbide wedge tip depresses the wire on the pad. The wire is then moved to a second connecting point and the process is repeated, whereupon the end of the wire is melted off with a capillary  $H_2$  flame. This method, though slow, is still used extensively.

###### b. Ball Bonding

Gold wire is used in ball bonding since aluminum does not form a usable ball. The ball is formed by a  $H_2$  flame-off tool. The wire is forced onto the pad with a heated capillary tool which also feeds the wire. Then, the wire is moved to a second connection and depressed again and cut off by a  $H_2$  torch forming a new ball. This process is faster and forms a good bond due to the large contact area of the ball, but, of course, it requires large bonding pad areas.

### c. Stitch Bonding

Stitch bonding is similar to ball bonding except that no ball is formed. Wire is fed from a heated capillary tool depressed on the pad, then moved to a second connecting point but cut off by a mechanical tool to avoid forming a ball. The process is fast and, when small wires are used, is quite applicable for bonding to small pad areas. Al wire can be stitch bonded.

### 2. Ultrasonic Bonding

Little or no heat is required in this case, since the ultrasonic tool vibrates the wire and breaks down any oxide interface to form a strong intermolecular bond with Al or Au. This procedure is especially applicable to heat-sensitive dice or where temperatures must not be maintained for a long period of time. It is also used for bonding large-diameter wire, i.e., wire >3 mils.

## XI. GENERAL




Cleanliness and ambient control are required at every step in the process. Distilled deionized water is used for all rinsing and cleaning with a minimum of 10 to 12 megohms-cm required, and 18 megohms-cm desired. Process and humidity control is maintained throughout the area with either local dust-free Class 100 ambients maintained for critical operation, or the entire operation is performed in a clean room of acceptable class.

## XII. SILICON PLANAR FABRICATION PROCESSES

### A. Diode


The following sequence of steps will show the fabrication of a silicon planar diode.

1. Material: In this device, material used is single-crystal silicon slice. Orientation is  $\langle 111 \rangle$  plane with resistivity of 0.3 to 0.5 ohm-cm p-type.
2. Oxidation: This step will grow 6000 Å of oxide in 1 hour, which will be sufficient oxide to mask the following diffusion.
3. Anode Mask: Photoresist process to open the anode window for diffusion; approximately 5 mils diameter.
4. n-Diffusion: Complementary error function diffusion of phosphorus impurities into front and back side of slice. Phosphorus on back side helps getter impurities. The Co will be approximately  $10^{21}$  atoms/cc and depth of 2 microns. This will produce high efficiency and good ohmic contact. Depth insures passivated junction and reasonable breakdown voltage. A low-temperature (900°C) oxidation is now made to help protect junction from contamination.







5. Contact Mask: Photoresist process to open window for metallization approximately 4 mils diameter.



6. Metallization: Approximately 5000 Å thick of metal (normally aluminum) is evaporated at  $10^{-6}$  mmHg over entire surface of slice.



7. Metallization Mask: Photoresist process to etch away all unnecessary metal and form contact and bonding areas. Slice is then sintered at approximately 570°C. Back side phosphorus layer is etched off and gold evaporated to insure good mounting.




### B. Switching Transistor

The following steps show the process necessary to fabricate an n-p-n switching bipolar transistor. The general procedure is adaptable to all bipolar transistors.


1. Material: Starting material is slice of 0.005 to 0.009 ohm-cm Sb-doped n-type <111> oriented single-crystal silicon. This low-resistivity material is used because it greatly decreases collector series resistance.




2. Epi-Layer: An n-type epitaxial layer is grown in an RF reactor at approximately 1200°C. Layer is 6 to 10 μ thick with resistivity of 0.1 to 0.3 ohm-cm. Resistivity and thickness of epi-layer must be optimized to provide maximum breakdown voltage and minimum series resistance.




3. Oxidation: First oxidation is grown in 1100°C wet oxygen environment for 1 hour. This will produce 4000 to 6000 Å which will be enough to mask the following diffusion.




4. Base Mask: Photoresist will be applied to open the window for base diffusion. Window opening is 4 × 5 mils.




5. Base Diffusion: This p-type boron ( $\text{BB}_{\text{r}3}$ ) diffusion will be a Gaussian distribution diffusion and will obtain surface concentration ( $\text{Co}$ ) of  $4 \times 10^{19}$  atoms/cc and depth of 12,000 Å. Deposition will be done at  $1100^\circ\text{C}$  for 10 minutes. Slice is then gold evaporated on back side just prior to diffusion to reduce storage time ( $\text{Ts}$ ). From here, slice is put into  $1100^\circ\text{C}$  oxidation for 45 minutes where diffusion to depth takes place. This oxide will also passivate junction and mask off emitter diffusion yet to come.




6. Emitter Mask: This photoresist will be to open a window in base region for emitter diffusion ( $1 \times 3$  mils).




7. Emitter Diffusion: Here, an n-type ( $\text{POCl}_3$ ) dopant is diffused into the emitter window. Diffusion is essentially an error function diffusion 9500 Å deep with  $\text{Co}$  of  $10^{21}$  atoms/cc. Base width will be 2500 Å which is necessary to obtain electrical parameters required for this device. (Beta, transit time,  $\text{BV}_{\text{CEO}}$ .)




8. Contact Mask: Another mask is now applied which will open base and emitter contact areas ( $0.8 \times 2.5$  mils) for metallization. It is important here that all oxide be removed prior to metallization. Any oxide will hinder good ohmic contact.



9. Metallization: Aluminum metal ( $5000 \text{ Å}$ ) is now evaporated over entire surface of slice.




10. Metallization Mask: Final photoresist process is carried out on the metal which is then etched leaving metal for contact and bonding areas. Aluminum is sintered at  $570^\circ\text{C}$ , back side is etched and gold evaporated to insure good mounting.



### C. Integrated Circuit


The following steps will show the fabrication of a simplified circuit employing a transistor and resistor. This circuit can be expanded readily by adding capacitors, diodes, and resistors, if desired.

1. Material: A p-type (boron) slice 6 to 7 mils thick, 7 to 14 ohms-cm. High-resistivity material limits back diffusion into epitaxial layer.
2. Oxidation: A 6000-Å oxide is grown to mask off buried layer diffusion.
3. Buried Layer Mask: To open window in oxide to protect against diffusion.
4. Buried Layer: High-concentration complementary error function,  $C_0 = 10^{21}$  atoms/cc n-type (Sb) diffused in 3 microns. This diffusion is made to decrease collector series resistance.
5. Epitaxial Layer: A thin 6- to 20-micron n-type (phosphorus) epitaxial layer is grown in a reactor. This layer is collector area for transistors.
6. Second Oxide: 10,000 Å protecting epitaxial layer from deep isolation diffusion.
7. Isolation Mask: Opening of areas in oxide for isolation diffusion.
8. Isolation Diffusion: High-concentration pre-deposited p-type (boron)  $10^{20}$  atoms/cc is diffused from surface through epitaxial layer to substrate, forming electrically isolated n regions.







9. Base Mask: This step etches areas for base and resistor diffusion.




10. Boron Diffusion: This light-concentration diffusion is p-type  $BB_{r3}$  of 200 ohms/square sheet resistance. Sheet resistance is used instead of Co because of resistor value. Resistor and base mask are designed around 200 ohms/square diffusion. This is a difficult diffusion to control.




11. Emitter Mask: This mask will define areas for transistors, emitters, and collector diffusion.




12. Phosphorus Diffusion: This is a high-concentration n-type diffusion. Its Co is in the order of  $10^{21}$  and a micron in depth. High Co diffusion is essential in producing proper electrical parameters.




13. Contact Mask: Slice is photoresist processed for fifth time. Areas are etched away for ohmic contact.



14. Metallization: Entire slice is covered with thin metal film.



15. Metallization Mask: With one more series of photoresist process, the portion not needed for interconnections, contacts, and bonding areas is removed. Aluminum metallization is sintered at  $570^{\circ}\text{C}$ . Back side is etched and gold evaporated to insure good mounting.



## REFERENCES

1. G. Backenstoss, "Conductivity Mobilities of Electrons and Holes in Heavily Doped Silicon," *Phys. Rev.* 108, 1416 (1957).
2. J. C. Irvin, "Resistivity of Bulk Silicon and of Diffused Layers in Silicon," *Bell System Tech. J.* 41, 387 (1962).
3. D. M. Brettner, "Epitaxial Structures for Non-Linear Integrated Circuits," paper presented at Fourth Annual Microelectronics Symposium, St. Louis, Missouri, May 1965.
4. "High Impedance Isolation Techniques for Monolithic Circuit Structures," Interim Engineering Report, TRW Space Technology Laboratories, AF Avionics Laboratory, Research and Technology Division, Wright-Patterson Air Force Base, Ohio (30 November 1964).
5. G. L. Schnable and A. F. McKelvey, "A New Technique for Preparing Oxide-Isolated Silicon Wafers for Microcircuits," paper presented at the 1964 Electron Devices Meeting, Washington, D. C., 29 - 31 October 1964.
6. M. P. Lepselter, "Beam-Lead Technology," *Bell System Tech. J.* 45, 233 (1966).
7. H. C. Evitts, H. W. Cooper, and S. S. Flaschen, "Rates of Formation of Thermal Oxides of Silicon," paper presented at Electrochemical Society Meeting, Boston, Massachusetts, September 1962.
8. J. J. Wortman, "Integrated Silicon Device Technology, Vol. III, Photoengraving," Technical Documentary Report ASD-TDR-63-316, Vol. III, Research Triangle Institute, Durham, North Carolina (January 1964), AD 603715.
9. B. I. Boltaks, Diffusion in Semiconductors (Academic Press, New York, 1963).
10. F. A. Trumbore, "Solid Solubilities of Impurity Elements in Germanium and Silicon," *Bell System Tech. J.* 39, 205 (1960).
11. C. S. Fuller and J. A. Ditzenberger, "Diffusion of Donor and Acceptor Elements in Silicon," *J. Appl. Phys.* 27, 544 (1956).
12. J. C. Irvin, "Resistivity of Bulk Silicon and of Diffused Layers in Silicon," *Bell System Tech. J.* 41, 387 (1962).
13. H. Lawrence and R. M. Warner, Jr., "Diffused Junction Depletion Layer Calculations," *Bell System Tech. J.* 39, 389 (1960).
14. M. Hansen, Constitution of Binary Alloys (McGraw-Hill, New York, 1958).

## TEXT BOOKS ON PRESENT STATE OF THE ART

Burger, R. M. and R. P. Donovan, Fundamentals of Silicon Integrated Device Technology, Vol. I, Oxidation, Diffusion, and Epitaxy (Prentice-Hall, Englewood Cliffs, New Jersey, 1967).


\_\_\_\_\_, Fundamentals of Silicon Integrated Device Technology, Vol. II, Bipolar and Unipolar Transistors (Prentice-Hall, Englewood Cliffs, New Jersey, 1968).

Madland, G. F., Editor, Integrated Circuit Engineering Basic Technology, 4th Edition (Boston Technical Publishers, Inc., Cambridge, Massachusetts, 1966).

Phillips, A. B., Transistor Engineering (McGraw-Hill, New York, 1962).

Warner, R. M., Jr., Editor, Integrated Circuits, Design Principles and Fabrication (McGraw-Hill, New York, 1965).

DOCUMENT CONTROL DATA - R&D		
(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)		
1. ORIGINATING ACTIVITY (Corporate author)  Lincoln Laboratory, M.I.T.		2a. REPORT SECURITY CLASSIFICATION Unclassified
		2b. GROUP None
3. REPORT TITLE  Semiconductor Processing Applied to Integrated Circuit Fabrication		
4. DESCRIPTIVE NOTES (Type of report and inclusive dates) Technical Note		
5. AUTHOR(S) (Last name, first name, initial)  Cohen,* Ronald A. and Mountain, Robert W.		
6. REPORT DATE 26 August 1968	7a. TOTAL NO. OF PAGES 26	7b. NO. OF REFS 19
8a. CONTRACT OR GRANT NO. AF 19(628)-5167	9a. ORIGINATOR'S REPORT NUMBER(S) Technical Note 1968-25	
b. PROJECT NO. 649L	9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report) ESD-TR-68-253	
c.		
d.		
10. AVAILABILITY/LIMITATION NOTICES  This document has been approved for public release and sale; its distribution is unlimited.		
11. SUPPLEMENTARY NOTES  None	12. SPONSORING MILITARY ACTIVITY  Air Force Systems Command, USAF	
13. ABSTRACT  This technical note describes the processing steps and technical considerations involved in fabricating bipolar integrated circuits. Basic processes and examples of the use of these to fabricate semiconductor devices are illustrated. A bibliography of basic references to the technology and a short list of current, useful textbooks on the present state of the art are also included.		
14. KEY WORDS  semiconductor processing      integrated circuits      oxidation epitaxial deposition      isolation processes      diffusion photoresist process      metallization      bonding		



Printed by  
United States Air Force  
L. G. Hanscom Field  
Bedford, Massachusetts

